Abstract-A new technique utilizing two-point (TP) modulation for a spread spectrum clock generator (SSCG) for serial advanced technology attachment is presented in which the divider ratio is varied by a digital Σ∆ modulator, and the voltage-controlled oscillator is modulated analogically. With this technique, the modulation bandwidth is enhanced in order that the modulation profile accuracy and jitter performance caused by the Σ∆ modulator can be improved at the same time. The order of the Σ∆ modulator and the loop filter can be reduced to save power and area, while the electromagnetic interference (EMI) suppression still satisfies specifications. The dual-path loop filter (DL) reduces the size of the loop capacitor and enables full integration. The proposed TPDL-SSCG has been fabricated in a 0.18-µm CMOS process. The size of the chip area is 0.44 × 0.48 mm 2 . The circuit produces a clock of 1.5 GHz with a down-modulation ratio of 0.5%, 10.14 dB EMI of reduction, 5.485 ps rms jitter, and 35 ps peak-to-peak jitter. The power consumption, excluding an output buffer, is only 15.3 mW.
I. INTRODUCTION

S
ERIAL interfaces are widely used for high data rate transmission. For example, serial advanced technology attachment (SATA), which is the standard for high-speed storage devices such as hard disk drives and compact disk (CD)/digital versatile disk (DVD), can transmit data at rates up to 1.5 or 3 Gb/s for generation I and II, respectively [1] . High-speed clocks often cause electromagnetic interference (EMI). Therefore, the spread spectrum clock generators (SSCGs) are employed in SATA to reduce EMI levels. Typical specifications in SATA are the 5000 ppm down-modulation ratio, modulating frequency within 30-33 kHz, and EMI suppression of at least 7 dB. In order to realize such a fine modulation ratio, fractional-N phase-locked loops (PLLs) with a Σ∆ modulator are usually used [2] - [7] . This technique has the advantages of fully digital control and fine resolution. The modulator is normally driven by a triangular waveform. A nonlinear profile, known as the "Hershey-Kiss" profile, has been suggested for better EMI performance [8] . The nonlinear function of the "Hershey-Kiss" profile makes it more expensive due to large area and power consumption. Therefore, triangular waveforms are still used due to their simple implementation [4] , [5] . Another important issue is the choice of loop bandwidth of PLL. The loop bandwidth has tradeoffs between the modulation profile and the jitter caused by the Σ∆ modulator. The profile is distorted and the effect of EMI suppression is degraded if the loop bandwidth is not wide enough. Therefore, the wide bandwidth leads to a request for a third-order Σ∆ modulator in order to suppress the in-band fractional spurious. A design of a third-order Σ∆ modulator with a third-order loop filter and a 300-kHz loop bandwidth to improve the jitter and the modulation profile was presented in [4] . However, the third-order Σ∆ modulator has high power consumption and occupies a large area. Recently, the method of two-point (TP) modulation, which has the divider and the voltage-controlled oscillator (VCO) modulated at the same time, was presented to enhance the bandwidth and improve EMI performance [9] . Here, a new version of SSCG with TP modulation is presented for the SATA application [10] . The jitter caused by the Σ∆ modulator can be reduced by a small loop bandwidth, while the modulation profile can still be maintained. Only a second-order Σ∆ modulator, as well as a second-order loop filter, is adopted. The chip area and power consumption are improved. In addition, aided with a dual-path loop filter (DL), the proposed TPDL-SSCG can be fully integrated. The organization of the paper is as follows. Section II describes the proposed TPDL-SSCG including the linear model analysis, analysis of the noise power spectral density (PSD) from the Σ∆ modulator and VCO, the proposed digital modulation path, the proposed analog modulation path, and simulation results. Main circuits are briefly described in Section III. The measurement results are demonstrated in Section IV. Conclusions are given in Section V.
II. PROPOSED TPDL-SSCG
It is well known that the transfer function of the phase response from the feedback divider to VCO output is a lowpass function. On the contrary, the function from VCO input to VCO output is a high-pass function. A wideband response can be achieved if the loop is excited through these two points. The block diagram of the proposed SSCG is shown in Fig. 1 with a phase frequency detector (PFD), a DL containing CP 1 , CP 2 , R 1 , C 1 , and C 2 , a VCO, a prescaler, a 5-bit programmable counter (PGC), a digital Σ∆ modulator, a modulation profile generator, and a digital-to-analog converter (DAC). Compared to the conventional one, this circuit incorporates two extra circuits of charge pump CP 2 and DAC. The staircase triangular waveform is digitally generated by the profile generator. The frequency modulation is obtained from two inputs V x and V y , where V x is the input of the multimodulus divider and V y is the input of the VCO. The all-pass behavior is obtained as long as the modulation coefficients along the two paths are matched. The modulation path from V x to the output is referred as the digital modulation path while the modulation path from V y to the output is referred as the analog modulation path.
A. Linear Model Analysis
Rather than finding out the phase relationship, here, the frequency relationship in s-domain is adopted to study the frequency modulation in SSCG. The linear model is shown in Fig. 2 , where ∆ω c is the output frequency deviation, ∆ω m is the input modulating frequency deviation, and G m is the gain mismatch factor stand for compensation between two paths. Two noise sources are taken into consideration: modulator quantization noise Φ ∆Σ and VCO phase noise Φ v n . Here, only the gain mismatch is taken into consideration because the delay mismatch is assumed to be negligible due to the proposed DAC.
To see the advantage of TP modulation, we first examine the results with only one-point modulation V x . For simplicity, the noise sources are ignored. The transfer function from ∆ω m to ∆ω c can be described as
Here K d is the gain of the PFD and the charge pump, N is the nominal divider value, F (s) is the loop filter transfer function, and K VCO is the conversion gain of the VCO. It is actually a low-pass behavior when F (s) is taken into account. A triangular wave is given as a waveform sweeping frequency from low to high in one-half of period and from high to low in the other half of period. The variable ∆ω c can be given as
as a frequency ramp with a slope of M ramp is applied, i.e., s 2 ∆ω m = M ramp . Equation (2) can be rewritten as
with 
Using inverse Laplace transform and under ω 2 K, the transient response is obtained
The maximum frequency error ∆ω err can be found by (5) as
Equations (5) and (6) indicate how the low-pass behavior causes frequency errors and distorts the output. It is clear that ∆ω err = 0 only if K = ∞, i.e., the loop bandwidth is infinitely large.
With TP modulation activated, by the superposition principle, the closed-loop transfer function of Fig. 2 can be derived as
with
The first term in the right-hand side is the same as (1). The second term appears as a high pass and can be treated as a complementary part if G m = 1. Therefore, from (7), ∆ω c is equal to ∆ω m if G m = 1. This means that the output is all pass without distortion and bandwidth limitation. A triangular waveform ∆ω m (t) with a mean of zero can be written as
where ∆f amp is the amplitude of the waveform and n is an arbitrary integer number. The frequency deviation outputs for both one-point modulation and the proposed scheme, with the triangular modulation profile input from (9) , are shown in Fig. 3 . Here, G m = 1, the modulating frequency is 31.25 kHz, and the target frequency deviation is 7.5 MHz, which is the same as SATA specification. The dashed-dotted solid line is the ideal all pass, the solid line is from (1), the FN-SSCG case, and the line with a circle mark is the output from (7), the TPDL-SSCG case. The solid line cannot track the input frequency change well due to insufficient loop bandwidth. On the contrary, the line with circle mark can always track the input so that the output error is eliminated. Thus, the proposed scheme can track the modulation waveform very well and is independent of the PLL bandwidth and other loop parameters as long as the paths are matched.
B. Analysis of Noise PSD From the Σ∆ Modulator and the VCO
The PSD is closely related to the order of the Σ∆ modulator and loop bandwidth. It is already known that a high-order Σ∆ modulator is used to reduce the fractional spur within the loop bandwidth. In this design, only a second-order Σ∆ modulator is chosen to save area and power, while maintaining jitter and EMI performance. To see the interrelation between the order of the Σ∆ modulator and PLL bandwidth, the output phase noise originating from the Σ∆ modulator and the VCO is investigated. The noise PSDs of the phase S Φ (f ) can be expressed as where S ΦVCO (f ) and S ΦΣ∆ (f ) are the noise of the VCO and the Σ∆ modulator, respectively. S Φ∆Σ (f ) [16] can be found as
where m is the order of the modulator and f bk is the operational frequency of the modulator. S ΦVCO (f ) can be easily derived as
where S Φv n is the stand-alone VCO phase noise.
In general, the loop bandwidth is much less than the phase comparison frequency f bk at the phase detector to avoid the spur. From (11) , it is realized that the shape of output PSD, caused by the Σ∆ modulator, is increasing inside the PLL bandwidth with f 2(m −1) and decreasing outside the PLL bandwidth. In other words, the smaller the PLL bandwidth, the lower the jitter caused by the Σ∆ modulator. However, a large PLL bandwidth is needed to pass faithfully the modulation profile. Otherwise, the spectrum appeared at the output of PLL will be distorted, the modulation ratio will be incorrect, and EMI performance will be degraded. Thus, the PLL bandwidth is a tradeoff between the modulation profile and the jitter performance. In the conventional situation [4] , the bandwidth is approximately ten times the modulating frequency to obtain good performance. The in-band fractional spur is suppressed by a third-order Σ∆ modulator to minimize the phase noise and jitter. In addition, a third-order loop filter is needed to reduce the out-of-band phase noise and jitter caused by the comparison clock. In other words, it requires higher power consumption and more area. However, due to the all-pass nature in the proposed method, the PLL bandwidth can be shrunk for jitter without the modulation profile distortion.
The PSDs for the conventional fractional-N SSCG (FN-SSCG) and the TP SSCG (TPDL-SSCG) in nonspread spectrum mode are illustrated in Fig. 4 . Only the VCO and the modulator quantization noise are taken into account. The VCO phase noise is measured as −89 dBc/Hz at the offset frequency of 1 MHz with the shape of f −2 . Other simulation parameters Table I . Two different cases with loop bandwidths of 100 and 300 kHz are studied. A third pole of 4.5 MHz is needed for the FN-SSCG to further filter the quantization noise of the third-order modulator. The center frequency is set at 1500 MHz, the modulation ratio is −0.5%, and the modulating frequency is set at 31.25 kHz. The solid and dashed lines represent the total phase noise for the FN-SSCG with a 300-kHz loop bandwidth and TPDL-SSCG with a 100-kHz loop bandwidth, respectively. The contributions from the VCO are denoted by circle and plus marks in different cases. The phase noise from the Σ∆ modulator is denoted by diamond and square marks. Although the in-band phase noise in the TPDL-SSCG with a secondorder Σ∆ modulator is larger than the case in the FN-SSCG with a third-order Σ∆ modulator, the TPDL-SSCG still has enough performance in terms of EMI suppression, modulation profile linearity, and jitter through the following analysis and measurements.
The chip areas for the second-and third-order multistage noise shaping (MASH) Σ∆ modulators are evaluated as 3920 and 4887, in units of gate counts, respectively. The power consumption using the Taiwan Semiconductor Manufacturing Company (TSMC) 0.18 µm process is 1.40 and 2.00 mW, respectively. The area is approximately 20% off in digital area and approximately 5% off in whole area and the power is approximately 4% off in whole power consumptions when using the second-order Σ∆ modulator. The 4%-5% difference is still important because the power and area of the proposed SSCG are only 15.3 mW and 0.21 mm 2 , respectively. Hence, in this paper, a second-order Σ∆ modulator and a 100-kHz loop bandwidth, with a second-order loop filter, are designed for saving power and area.
C. Proposed Digital Modulation Path
The digital modulation path consists of a fractional-N-based PLL and the modulation profile generator. The block diagram of the proposed profile generator and Σ∆ modulator is shown in Fig. 5 . The input range of the Σ∆ modulator must fulfill the requirement of 0 to −5000 ppm modulation ratio. In order to lower the speed requirement of the PGC from 1.5 GHz to 375 MHz, a divided-by-4 prescaler, implemented by the true single-phase clock (TSPC) logic, is ahead of the PGC. Accordingly, the fractional number is varied between 0.925 and 1. A MASH-type Σ∆ modulator has an input range of less than 1 and cannot be used in this application. To eradicate this issue, a new version of the MASH-1-1 Σ∆ modulator, with extended input range, is used to overcome the overflow problem in the modulator [13] . Stage 1 has two carry bits while stage 2 has only one carry bit. The two-bit carry outputs cause inputs larger than, or equal to, 1 to quickly pass the integer part of the input to the output, and will not saturate the following stages. The advantages of this design are unconditional stability and small area similar to the conventional MASH-1-1 Σ∆ modulator. In addition, this circuit has approximately three times the input range of the conventional MASH-1-1 Σ∆ modulator.
The profile generator consists of an up/down counter and a first-order Σ∆ modulator [14] . In order to utilize the simple architecture of the MASH-type Σ∆ modulator, which is composed of adders and some simple logic circuits and whose output of each stag is the carry output of the adders, the bit number B of the adder should be power of 2. In addition, the modulating frequency must be within 30-33 kHz. With the aforementioned two constraints on the modulation profile generator, the operating frequency of the modulation profile generator may not the same as F bk , the input clock of the modulator. The following analysis will show the reason. Assuming the actual operating frequency of the up/down counter to be F cnt , which is determined from the modulation ratio δ, the modulating frequency f m , and the bit number of the MASH-1-1 Σ∆ modulator (B), it can be described by
Therefore, an extra first-order Σ∆ modulator is added to generate the additional enable signal f en to lower the operation frequency of the up/down counter, as shown in Fig. 5 . The relationship between f cnt and f en is f cnt = f en and f bk . In this study, f c is 1.5 GHz, f m is 31.25 kHz, and δ is 0.5% to meet SATA specifications. In addition, B = 12 and f bk = 25 MHz. One can calculate that f cnt = 19.2 MHz. Unlike [4] , the proposed model does not need some level shifters and comparators to increase the area and power consumption, nor does it require complicated Σ∆ modulator. Moreover, the loop bandwidth can be lowered to minimize the jitter contribution from the modulator through the following analysis.
D. Proposed Analog Modulation Path
The analog modulation path is composed of the DAC and the PLL, which is the same as the digital modulation path. The function of the DAC is redrawn in Fig. 6(a) . It consists of a digital slicer, charge pump CP 3 , and capacitance C 1 . An analog triangular waveform across C 1 is obtained from a digital triangular waveform F m . The digital triangular waveform is first sliced into a square waveform F m 1 , and then it charges the capacitor C 1 to achieve digital-to-analog conversion. The digital transition is smoothed out to reduce VCO interference. The analog modulation path, whose response is high-passed, serves as the compensation for the digital modulation path, whose response is low-passed. Unlike the VCO directly modulated SSCGs such as [21] and [24] , the loop bandwidth does not need much smaller than the modulation frequency and the required capacitor in the loop filter can be much smaller. As compared to a traditional one [11] , no high-resolution DAC or reconstruction filter is needed. Therefore, the power consumption and the chip area can be reduced.
The gain and delay mismatch is known to degrade the performance [11] . The following approach is utilized to eliminate this nonideality from the delay mismatch. Referring to the timing diagram in Fig. 6(b) , F m 1 and V y are two clocks delayed with respect to F m in order to synchronize the delay from F m to the output of the Σ∆ modulator V x . Because the digital slicer, the profile generator, and the Σ∆ modulator use the same clock F bk , which is the output frequency of the PGC, the delay mismatch can be avoided.
The relation between controlled voltage V c and the current I p3 of CP 3 can be written as
under the condition f m 1/(2πR 1 C 2 ). The loading effects of CP 1 and CP 2 are neglected due to high output impedances. Accordingly, the smooth triangular waveform is obtained as I p3 is a square waveform. Here, both C 1 and C 2 with one terminal grounded are implemented by the accumulation MOS capacitor to save area. Both have good distortion performance when the gate-source bias voltage is equal to, or large than, 1 V [12] . The modulation ratio δ ≡ ∆f c /f c as a function of I p3 is predicted as where f c is the carrier frequency, ∆f c is the peak deviation of the carrier frequency, f m is the modulating frequency of the triangle wave, and K VCO is the conversion gain of VCO. From (15), since C 1(2) is varied within 5% and I p3 is varied within 15% in the typical CMOS process, the gain mismatch is mainly contributed by K VCO . Therefore, the VCO with low sensitivity to VCO gain is needed. In this paper, K VCO is varied about ±30% over process, voltage, and temperature variations. It means G m is changed from about 0.7 to 1.3. From the following simulation results (Section II-E), the gain mismatch impact on modulation ratio will be varied about 0.008% and the gain mismatch impact on EMI performance is about 0.23 dB. Moreover, the VCO calibration technique in [22] can be used to further improve the performance.
To save the capacitor area in the loop filter, a modified DL is utilized [7] . The paths of pumping currents are shown in Fig. 7 , in which I p1 is the current of CP 1 and I p2 is the current of CP 2 . Thus, I p2 = K 1 I p1 . The loading effect of CP 3 is neglected. The loop filter transfer function can be derived as
where
The zero is at 1/(K 2 C 1 ) R 1 . From (16), the effect of capacitance multiplication is high when K 1 is close to 1. It means that the I p1 and I p2 are close to each other. However, the mismatch between I p1 and I p2 depends on the area. Therefore, a tradeoff should be made. Here, K 1 = 0.75 and K 2 = 4 such that the size of capacitance C 1 can be reduced by four times. Compared to the dual-path filter in [24] , the dualpath filter adopted here does not need a unity-gain amplifier; therefore, the phase noise is smaller.
E. Simulation Results
To compare the performance between the FN-SSCG and the TPDL-SSCG, the following simulations are made. The same parameters listed in Table I are used. The output frequency swings are shown in Fig. 8 . Four different modulation ratios of 0.545%, 0.523%, 0.506%, and 0.510% for the FN-SSCG with a 100-kHz BW denoted by curve (a), the FN-SSCG with a 300-kHz BW denoted by curve (b), the TPDL-SSCG with a 100-kHz BW denoted by curve (c), and the TPDL-SSCG with a 300-kHz BW denoted by curve (d) are obtained, respectively. The corresponding spectra results with the Σ∆ modulator noise are shown in Table II . It is known that the larger the modulation TABLE II  SSCG SIMULATION SUMMARY ratio, the better the EMI performance if the frequency to the modulation profile keeps constant [23] . To see the efficiency of EMI attenuation performance, the EMI reduction and its modulation ratio need to be considered simultaneously. One more parameter, the normalized EMI attenuation (A dB,norm ), is defined as A dB,norm = 10 log 10 10
is also evaluated, where A dB is the measured or simulated EMI reduction level and δ% is the modulation ratio in unit of percentage. The case of the FN-SSCG with a 100-kHz BW has the largest modulation ratio (0.545%) deviation from the ideal value 0.5%, and the smallest normalized EMI attenuation with the value of 37.34 dB/% because the PLL bandwidth is not enough that the output could not track the modulation profile and is distorted. Small peaks existed at two ends of the spectrum for the case of the FN-SSCG with a 100-kHz BW, meaning that it is not a good triangular waveform. The case of the FN-SSCG with a 300-kHz BW has better performance in terms of the modulation ratio (0.523%) and normalized EMI attenuation (37.65 dB/%) compared to one with a 100-kHz BW. However, it is clearly indicated that the case of the TPDL-SSCG with a 100-kHz BW has not only a more accurate modulation ratio (0.506%), but also better normalized EMI attenuation (40.45 dB/%) with respect to the two cases of the FN-SSCG because the case of the TPDL-SSCG with a 100-kHz BW has smaller Σ∆ modulator noise than the case of the FN-SSCG with a 300-kHz BW and utilizes the technique of the TP modulation to faithfully pass the modulation profile. This is also indicated from the spectrum shape that no obvious peaks appeared at the two ends of the spectrum. In addition, there is a 0.023% difference in modulation ratios for PLL bandwidths changing from 100 to 300 kHz for the FN-SSCG, while there is only 0.003% difference in modulation ratios for the TPDL-SSCG. The slight difference between curves (c) and (d) in Fig. 9 is due to the quantization noise influence. It implies that the effect of bandwidth is of little importance in the proposed modulation. More effects are illustrated in Figs. 8 and 9 , which show that the bigger loop bandwidth and worse jitter both appeared at the output. The cases with a 300-kHz BW show the bigger instantaneous frequency fluctuations from Fig. 8 , and the higher noise level from Fig. 9 , with respect to the cases with a 100-kHz BW in both architectures. This confirms the results in (11) . The proposed TPDL-SSCG has the advantage of low distortion, so that the modulation profile is more like a triangular wave, and can improve the linearity of the modulation profile and the EMI performance at the same time.
In order to deeply investigate the jitter effect on the EMI suppression level, the spectra simulation results without the Σ∆ modulator noise for FN-SSCG and TPDL-SSCG under the same case as in Figs. 8 and 9 are drawn in Fig. 10 . The simulation results are also summarized in Table II . The simulated spectra without the Σ∆ modulator noise are 20.32, 20.95, 20.76, and 20.70 dB for the FN-SSCG with a 100-kHz BW, the FN-SSCG with a 300-kHz BW, the TPDL-SSCG with a 100-kHz BW, and the TPDL-SSCG with a 300-kHz BW, respectively. It shows a 1.26 dB (=20.95−19.69) EMI degradation for the case of FN-SSCG with a 300-kHz BW when the Σ∆ modulator noise is taken into consideration, while it is 1.49 dB (=20.70−20.70) for the case of TPDL-SSCG with a 300-kHz BW. It is clearly to seen that there is only 0.29 dB (=20.76−20.76) impact on the EMI performance for the case of TPDL-SSCG with a 100-kHz BW. Therefore, the jitter introduced by the modulator has a deteriorating effect on the EMI suppression levels.
The impacts of the gain mismatch on modulation ratios and the EMI performance are verified. The cases for G m = 0.6, G m = 1.0, and G m = 1.4 are simulated under different PLL bandwidths. The impacts on modulation ratios are shown in Fig. 11(a) . When the PLL bandwidth is smaller than 100 kHz, the modulation ratio is very sensitive to the gain mismatch between the two points. When the PLL bandwidth is larger than 100 kHz, the modulation ratio variation is small. The impacts on the EMI performance are shown in Fig. 11(b) . When G m = 1.0 or G m = 1.4, the higher the PLL bandwidth, the worse the EMI performance is. When G m = 0.6, the EMI reduction performance is less related to the PLL bandwidth. In addition, the EMI variation is sensitive to the gain mismatch when the PLL bandwidth is smaller than 100 kHz. The reason for gain mismatch effects on the proposed SSCG is described later. One can rewrite (8) as
The first term in (18) is contributed by the modulation of divider and the second term is contributed by the modulation of the VCO. When the loop bandwidth is quite low, the output is dominated by the second term in (18) , meaning that the modulation ratio is sensitive to gain mismatch. In other words, when the loop bandwidth is quite high, the output is dominated by the first term in (18) , meaning that the modulation ratio is less sensitive to gain mismatch. But, it is noted from the aforementioned analysis that the EMI performance will be degraded once the loop width is large due to the quantization noise of the modulator. Therefore, if the gain mismatch is small, one can lower the bandwidth to achieve the desired performance according to the aforementioned analysis. If the gain mismatch is high, or more than 0.4, one needs to tradeoff the loop bandwidth with the performance. Thus, in order to reduce the effect of gain mismatch, one can choose an appropriate loop bandwidth to let the first and the third Fourier frequencies of the triangular waveform to be passed through the divider path and to let the fifth and higher Fourier frequencies to be passed through the VCO path. This approach makes the output waveform dominated by the divider modulation path and aided by the VCO modulation path. A rule of thumb of three times the modulating frequency can be the target loop bandwidth. Thus, the 100-kHz loop bandwidth is adopted in this paper.
In short, the advantages of the proposed TPDL-SSCG are remarkable. First, a lower order Σ∆ modulator can be used for lower power consumption. Second, the lower order loop filter can be used for a smaller chip area. Third, the linear modulation profile and small Σ∆ modulator noise can be optimized simultaneously. Fig. 12 shows the schematic of VCO used in this paper [17] , [18] . It is composed of four current starved inverters (denoted by X) as delay cells, two pairs of cross-coupled current starved inverters (denoted by Y), and a voltage to current converter (V2I). The detailed circuit of the V2I is shown in Fig. 12(b) , and the inverters of X and Y are shown in Fig. 12(c) . This simple architecture is selected for its large signal swing, which allows better phase noise performance and large tuning range. The cross-coupled inverters have two functions: one is to provide negative impedance to mandate the phase delay in each inverter at 90
III. CIRCUIT DESCRIPTIONS
• and the other is to allow the VCO to operate pseudodifferentially to obtain better power supply rejection ratio (PSRR). In other words, the VCO is a two-stage differential type. The size of inverter Y is suggested to be more than 0.5 times the size of inverter X to maintain oscillation [17] . Here, the factor is 0.7 times to allow a higher oscillation frequency than that of the three-stage single-ended ring oscillator [17] because it has an additional coupling path from the cross-coupled inverters with reduced delay time. Therefore, the power consumption can be relaxed for a given frequency. Moreover, unlike a singled-ended ring oscillator, which produces a distorted triangular waveform output, this topology produces a sinusoidal output, and a more symmetrical waveform, to get better phase noise performance [19] . To further minimize the phase noise, a low VCO gain of 480 MHz/V is chosen to lower the phase noise due to the noise coupling to the VCO input node. The noise of the V2I is also a main contributor to the phase noise. Therefore, the size of the V2I is the same as that in inverter X to lower the up-conversion noise from the bias circuit. The measured phase noise at 1 MHz offset frequency is −89 dBc with a power consumption of 3 mA. 
IV. MEASUREMENT RESULTS
The proposed SSCG is designed and fabricated by the TSMC 0.18-µm CMOS process. The die photograph is shown in Fig. 13 . The active area is 0.42 × 0.48 mm 2 . The output spectra without spreading, with spreading, using the conventional FN-SSCG, and with spreading using the TPDL-SSCG are shown in Fig. 14(a)-(c) , respectively. The resolution bandwidth (RBW) is set to 100 kHz to meet SATA specifications [1] . A secondorder loop filter and a PLL bandwidth close to 100 kHz are chosen for both Fig. 14(b) and (c) . The second-order extended range MASH Σ∆ modulator is adopted for both Fig. 14(b) and (c). In other words, the conventional FN-SSCG is obtained just by switching off the path of the VCO modulation. The EMI reduction is approximately 7.52 dB for the conventional FN-SSCG and is approximately 10.14 dB for the TPDL-SSCG. The proposed SSCG has 2.62-dB improvements in EMI reduction. The concave shape of the modulation spectra in Fig. 14(b) for the FN-SSCG can be understood due to insufficient loop bandwidth to make the modulation profile more like a sinusoidal waveform. The slightly concave shape of the modulation spectra in Fig. 14(c) for the TPDL-SSCG is due to the addition of the whole sideband harmonics (resulting from the modulation process) falling inside this RBW = 100 kHz even with the triangular modulation profile. Therefore, in order to compare with the simulation results, the RBW needs to be smaller than the modulating frequency [15] . Therefore, the spectra for the TPDL-SSCG, with SSC OFF and ON using 10-kHz RBW, are measured and shown in Fig. 15(a) and (b) , respectively. The measured EMI reduction is 19.63 dB and is close to the simulation results of 20.47 dB. No peak appeared in Fig. 15(b) , which indicates that the modulation profile is nearly a triangular waveform.
It is difficult to determine the real peak-peak modulation ratio and the shape of the triangular modulation in the frequency domain. Therefore, the time-domain modulation profile is verified in Fig. 16 . The solid line and dashed line represent the profile of the proposed TPDL-SSCG and the profile of conventional FN-SSCG, respectively. The measured modulation ratios are 0.55% and 0.507% for the conventional FN-SSCG and the TPDL-SSCG, respectively. The measured modulation ratio of the TPDL-SSCG is very close to the simulation results, 0.506%, listed in Table II . The measured modulation profile for the conventional FN-SSCG looks like a distorted triangular waveform due to the insufficient PLL bandwidth; therefore, the EMI performance is bad. The measured jitter, using a self-triggered method under different conditions, is shown in Fig. 17 . The measured rms jitter is 4.748 and 5.485 ps at SSC-OFF and SSC-ON, respectively. The measured peak-to-peak jitter is 30 and 35 ps at SSC-OFF and SSC-ON, respectively. Only a 0.737-ps rms jitter is increased when the TPDL-SSCG is active, which is very close to the theoretical estimation of 0.556 ps (=0.5%/1500 MHz/6). Therefore, the rms jitter caused by the nonideality of the circuits (mostly from the Σ∆ modulator) is only 0.181 ps. The power consumptions with and without an output buffer are 15.3 and 27 mW, respectively. The lower power consumption is achieved due to the low-power VCO and the low-order Σ∆ modulator. Table III summarizes the performance of the proposed TPDL-SSCG and compares with previous work. In Table III , the EMI reduction amounts are compared for the 100-kHz RBW. Note that the proposed TPDL-SSCG results in smaller area, lower power consumption, and better peak-to-peak jitter performance. The EMI performance is comparable to other works.
V. CONCLUSION
In this paper, a new SSCG architecture with TP modulation is presented. The PLL bandwidth is effectively expanded to improve the modulation waveform. The modulation ratio can be finely controlled by a simple DAC. The most important success is the usage of the second-order Σ∆ modulator and the secondorder DL, which remarkably reduce power consumption and chip area without the jitter penalty. In addition, the total integration is realized without using an external loop filter or a high-resolution DAC. The clock rate of 1.5 GHz with a downmodulation ratio of 0.5% is achieved. The jitter at SSC-ON is 5.485-ps rms and 35-ps peak-to-peak with only a 0.737-ps rms jitter attributed from spread spectrum clocking. The improvement in EMI reduction is better than 2.62 dB with respect to a conventional one-point implementation.
